A cache line consists of many cells, and we have assumed that the whole line would be transferred. ... Later, when the cache line is evicted, 16-bit writes are used, thus eliminating all 8-bit writes over the bus. A data cache typically requires two flag bits per cache line a valid bit and a dirty bit.
